Computer Arithmetic, Volume I

Edited by Earl E. Swartzlander, Jr.
Department of Electrical and Computer Engineering
University of Texas at Austin

This is a bibliography for E. E. Swartzlander, Jr., Ed., *Computer arithmetic, volume I*. Singapore: World Scientific, May 2015. DOI: 10.1142/9476.

Electronic citations and items [26B] and [32B] added August 2018 by Clara Schaertl Short. Supplemental materials updated November 28, 2018.

I. OVERVIEW

[1] R. F. Shaw, "Arithmetic operations in a binary computer," *Rev. Sci. Instruments*, vol. 21, no. 8, pp. 687–693, Aug. 1950. DOI: 10.1063/1.1745692

[2] O. L. MacSorley, "High-speed arithmetic in binary computers," *Proc. IRE*, vol. 49, no. 1, pp. 67–91, Jan. 1961. DOI: 10.1109/JRPROC.1961.287779

II. ADDITION

[3] B. Gilchrist, J. H. Pomerene, and S. Y. Wong, "Fast carry logic for digital computers," *IEEE Trans. Electron. Comput.*, vol. 4, no. 4, pp. 133–136, Dec. 1955. DOI: 10.1109/TEC.1955.5219482

[4] M. Lehman and N. Burla, "Skip techniques for high-speed carry-propagation in binary arithmetic units," *IEEE Trans. Electron. Comput.*, vol. 10, no. 4, pp. 691–698, Dec. 1961. DOI: 10.1109/TEC.1961.5219274

[5] A. Weinberger and J. L. Smith, "A logic for high-speed addition," *National Bureau of Standards Circular*, no. 591, pp. 3–12, Feb. 14, 1958. [Online]. Available: https://lccn.loc.gov/58060259

[6] O. J. Bedrij, "Carry-select adder," *IRE Trans. Electron. Comput.*, vol. 11, no. 3, pp. 340–346, Jun. 1962. DOI: 10.1109/IRETELC.1962.5407919

[7] J. Sklansky, "Conditional-sum addition logic," *IEEE Trans. Electron. Comput.*, vol. 9, no. 2, pp. 226–231, Jun. 1960. DOI: 10.1109/TEC.1960.5219822

III. PARALLEL PREFIX ADDITION

[8] R. P. Brent and H. T. Kung, "A regular layout for parallel adders," *IEEE Trans. Comput.*, vol. 31, no. 3, pp. 260–264, Mar. 1982. DOI: 10.1109/TC.1982.1675982

[9] T. Han and D. A. Carlson, "Fast area-efficient VLSI adders," in *IEEE 8th Symp. Computer Arithmetic (ARITH)*, May 18–21, 1987, pp. 49–56. DOI: 10.1109/ARITH.1987.6158699

[10] S. Knowles, "A family of adders," in *Proc. 15th IEEE Symp. Computer Arithmetic (ARITH-15)*, Jun. 11–13, 2001, pp. 277–281. DOI: 10.1109/ARITH.2001.930129

IV. MULTI-OPERAND ADDITION

[11] A. Svoboda, "Adder with distributed control," *IEEE Trans. Comput.*, vol. 19, no. 8, pp. 749–751, Aug. 1970. DOI: 10.1109/T-C.1970.223025

[12] I. T. Ho and T. C. Chen, "Multiple addition by residue threshold functions and their representation by array logic," *IEEE Trans. Comput.*, vol. 22, no. 8, pp. 762–767, Aug. 1973. DOI: 10.1109/TC.1973.5009155

[13] C. C. Foster and F. D. Stockton, "Counting responders in an associative memory," *IEEE Trans. Comput.*, vol. 20, no. 12, pp. 1580–1583, Dec. 1971. DOI: 10.1109/T-C.1971.223175

[14] E. E. Swartzlander, Jr., "Parallel counters," *IEEE Trans. Comput.*, vol. 22, no. 11, pp. 1021–1024, Nov. 1973. DOI: 10.1109/T-C.1973.223639

V. MULTIPLICATION

[15] A. D. Booth, "A signed binary multiplication technique," *Quart. J. Mech. Appl. Math.*, vol. 4, no. 2, pp. 236–240, 1951. DOI: 10.1093/qjmam/4.2.236

[16] T. C. Chen, "A binary multiplication scheme based on squaring," *IEEE Trans. Comput.*, vol. 20, no. 6, pp. 678–680, Jun. 1971. DOI: 10.1109/T-C.1971.223325

[17] C. S. Wallace, "A suggestion for a fast multiplier," *IEEE Trans. Electron. Comput.*, vol. 13, no. 1, pp. 14–17, Feb. 1964. DOI: 10.1109/PGEC.1964.263830

[18] L. Dadda, "Some schemes for parallel multipliers," *Alta Frequenza*, vol. 34, pp. 349–356, 1965, ISSN: 0002-6557

[19] W. J. Stenzel, W. J. Kubitz, and G. H. Garcia, "A compact high-speed parallel multiplication scheme," *IEEE Trans. Comput.*, vol. 26, no. 10, pp. 948–957, Oct. 1977. DOI: 10.1109/TC.1977.1674730

[20A] C. R. Baugh and B. A. Wooley, "A two's complement parallel array multiplication algorithm," *IEEE Trans. Comput.*, vol. 22, no. 12, pp. 1045–1047, Dec. 1973. DOI: 10.1109/T-C.1973.223648

[20B] P. E. Blankenship, "Comments on 'A two's complement parallel array multiplication algorithm'," *IEEE Trans. Comput.*, vol. 23, no. 12, pp. 1327–1327, Dec. 1974. DOI: 10.1109/T-C.1974.223862

[21] E. E. Swartzlander, Jr., "The quasi-serial multiplier," *IEEE Trans. Comput.*, vol. 22, no. 4, pp. 317–321, Apr. 1973. DOI: 10.1109/T-C.1973.223717

[22] T. G. McDonald and R. K. Guha, "The two's complement quasi-serial multiplier," *IEEE Trans. Comput.*, vol. 24, no. 12, pp. 1233–1235, Dec. 1975. DOI: 10.1109/T-C.1975.224170

VI. Division

[23] J. E. Robertson, "A new class of digital division methods," *IRE Trans. Electron. Comput.*, vol. 7, no. 3, pp. 218–222, Sep. 1958. DOI: 10.1109/TEC.1958.5222579

[24] J. B. Wilson and R. S. Ledley, "An algorithm for rapid binary division," *IEEE Trans. Electron. Comput.*, vol. 10, no. 4, pp. 662–670, Dec. 1961. DOI: 10.1109/TEC.1961.5219271

[25] D. E. Atkins, "Higher-radix division using estimates of the divisor and partial remainders," *IEEE Trans. Comput.*, vol. 17, no. 10, pp. 925–934, Oct. 1968. DOI: 10.1109/TC.1968.226439

[26] A. Svoboda, "An algorithm for division," *Inform. Process. Mach.*, vol. 9, pp. 25–32, 1963, ISSN: 0577-3865

[26B] J. Klír, "A note on Svoboda's algorithm for division," *Inform. Process. Mach.*, vol. 9, pp. 35–39, 1963, ISSN: 0577-3865

[27] D. Ferrari, "A division method using a parallel multiplier," *IEEE Trans. Electron. Comput.*, vol. 16, no. 2, pp. 224–226, Apr. 1967. DOI: 10.1109/PGEC.1967.264580

[28] M. J. Flynn, "On division by functional iteration," *IEEE Trans. Comput.*, vol. 19, no. 8, pp. 702–706, Aug. 1970. DOI: 10.1109/T-C.1970.223019

VII. Logarithms

[29] M. Combet, H. van Zonneveld, and L. Verbeek, "Computation of the base two logarithm of binary numbers," *IEEE Trans. Electron. Comput.*, vol. 14, no. 6, pp. 863–867, Dec. 1965. DOI: 10.1109/PGEC.1965.264080

[30] D. Marino, "New algorithms for the approximate evaluation in hardware of binary logarithms and elementary functions," *IEEE Trans. Comput.*, vol. 21, no. 12, pp. 1416–1421, Dec. 1972. DOI: 10.1109/T-C.1972.223516

[31] J. C. Majithia and D. Levan, "A note on base-2 logarithm computations," *Proc. IEEE*, vol. 61, no. 10, pp. 1519–1520, Oct. 1973. DOI: 10.1109/PROC.1973.9318

[32] N. G. Kingsbury and P. J. W. Rayner, "Digital filtering using logarithmic arithmetic," *Electron. Lett.*, vol. 7, no. 2, pp. 56–58, Jan. 28, 1971. DOI: 10.1049/el:19710039

[32B] N. G. Kingsbury and P. J. W. Rayner, "Erratum: Digital filtering using logarithmic arithmetic," *Electron. Lett.*, vol. 7, no. 8, p. 200, Apr. 22, 1971. DOI: 10.1049/el:19710135

[33] E. E. Swartzlander, Jr. and A. G. Alexopoulos, "The sign/logarithm number system," *IEEE Trans. Comput.*, vol. 24, no. 12, pp. 1238–1242, Dec. 1975. DOI: 10.1109/T-C.1975.224172

VIII. Elementary Functions

[34] J. E. Volder, "The CORDIC trigonometric computing technique," *IRE Trans. Electron. Comput.*, vol. 8, no. 3, pp. 330–334, Sep. 1959. DOI: 10.1109/TEC.1959.5222693

[35] J. S. Walther, "A unified algorithm for elementary functions," in *AFIPS '71 (Spring): Proc. Joint Computer Conf.*, May 18–20, 1971, pp. 379–385. DOI: 10.1145/1478786.1478840

[36] W. H. Specker, "A class of algorithms for ln x, exp x, sin x, cos x, tan⁻¹ x, and cot⁻¹ x," *IEEE Trans. Electron. Comput.*, vol. 14, no. 1, pp. 85–86, Feb. 1965. DOI: 10.1109/PGEC.1965.264066

[37] R. J. Linhardt and H. S. Miller, "Digit-by-digit transcendental function computation," *RCA Rev.*, vol. 30, no. 2, pp. 209–247, Jun. 1969, ISSN: 0033-6831

[38] C. V. Ramamoorthy, J. R. Goodman, and K. H. Kim, "Some properties of iterative square-rooting methods using high-speed multiplication," *IEEE Trans. Comput.*, vol. 21, no. 8, pp. 837–847, Aug. 1972. DOI: 10.1109/TC.1972.5009039

[39] M. D. Ercegovac, "Radix-16 evaluation of certain elementary functions," *IEEE Trans. Comput.*, vol. 22, no. 6, pp. 561–566, Jun. 1973. DOI: 10.1109/TC.1973.5009107

IX. Floating-Point Arithmetic

[40] R. W. Hamming, "On the distribution of numbers," *Bell Syst. Tech. J.*, vol. 49, no. 8, pp. 1609–1625, Oct. 1970. DOI: 10.1002/j.1538-7305.1970.tb04281.x

[41] D. W. Sweeney, "An analysis of floating-point addition," *IBM Syst. J.*, vol. 4, no. 1, pp. 31–42, 1965. DOI: 10.1147/sj.41.0031

[42] S. F. Anderson, J. G. Earle, R. E. Goldschmidt, and D. M. Powers, "The IBM System/360 Model 91: Floating-point execution unit," *IBM J. Res. Develop.*, vol. 11, no. 1, pp. 34–53, Jan. 1967. DOI: 10.1147/rd.111.0034

Supplemental Materials

The following papers are not included in *Computer Arithmetic, Volume I*, but were discussed in Prof. Swartzlander's fall 2018 "High Speed Computer Arithmetic" class.

[A] P. M. Kogge and H. S. Stone, "A parallel algorithm for the efficient solution of a general class of recurrence equations," *IEEE Trans. Comput.*, vol. 22, no. 8, pp. 786–793, Aug. 1973. DOI: 10.1109/TC.1973.5009159

[B] T. K. Callaway and E. E. Swartzlander, Jr., "Estimating the power consumption of CMOS adders," in *Proc. IEEE 11th Symp. Computer Arithmetic (ARITH)*, Jun. 29–Jul. 2, 1993, pp. 210–216. DOI: 10.1109/ARITH.1993.378090

[C] E. E. Swartzlander, Jr., "Truncated multiplication with approximate rounding," in *Conf. Record 33rd Asilomar Conf. Signals, Systems, and Computers*, Oct. 24–27, 1999, pp. 1480–1483. DOI: 10.1109/acssc.1999.831996

[D] J. N. Mitchell, "Computer multiplication and division using binary logarithms," *IRE Trans. Electron. Comput.*, vol. 11, no. 4, pp. 512–517, Aug. 1962. DOI: 10.1109/TEC.1962.5219391